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Abstract 
This paper presents a stability analysis of a buck converter using a Zero Average 
Dynamics (ZAD) controller and Fixed-Point Induction Control (FPIC) when the control 
parameter 𝑁, the reference voltage υref, and the source voltage 𝐸 are changed. The study 
was based on a previous analysis in which the control parameter was adjusted to 𝑁 = 1 and 
the parameter 𝐾𝑠 was changed during the simulation, finding the stability zone and regions 
with chaotic behavior. Thus, this new study presents the transient and steady-state 
behaviors and robustness of the buck converter when the control parameter 𝑁 changes. 
Moreover, numerical simulation results are compared with experimental observations. The 
results show that the system regulates the output voltage with low error when the voltage is 
changed in the source E. Besides, the voltage overshoot increases, and the settling time 
decreases when the control parameter 𝑁 is augmented and the control parameter 𝐾𝑠 is 
constant. Furthermore, the buck converter controlled by ZAD and FPIC techniques is 
effective in regulating the output voltage of the circuit even when there are two delay 
periods and voltage input disturbances. 
 
Keywords 
DC–DC buck converter, bifurcations in FPIC control parameter, sliding control, two-
dimensional bifurcation, microgrid, electrical network. 
 
Resumen 
Este artículo presenta un análisis de estabilidad del convertidor buck usando la técnica 
de control de promediado cero (ZAD) y el control por inducción de punto fijo (FPIC), cuando 
se cambian el parámetro de control 𝑁, el voltaje de referencia υref, y el valor de la tensión de 
la fuente de alimentación E. El estudio se basó en un análisis previo en el cual se ajustó el 
parámetro de control en 𝑁 = 1 y el parámetro 𝐾𝑠 fue cambiado durante la simulación, 
encontrando la zona de estabilidad y regiones con comportamiento caótico. Así, este nuevo 
estudio determina los comportamientos transitorios y de estado estacionario y la robustez 
del convertidor buck cuando el parámetro de control 𝑁 varía, comparando los resultados de 
la simulación y pruebas experimentales. Los resultados muestran que el sistema regula la 
tensión de salida con un error bajo cuando se cambia la tensión en la fuente E. Además, el 
sobre impulso del voltaje aumenta y el tiempo de estabilización disminuye cuando el 
parámetro de control N es aumentado y el parámetro de control 𝐾𝑠 es constante. También, el 
convertidor buck controlado por las técnicas ZAD y FPIC es eficaz en la regulación de voltaje 
de salida del circuito, incluso cuando hay dos períodos de atraso. 
 
Palabras clave 
Convertidor reductor DC–DC, bifurcaciones en parámetro de control FPIC, control por 
modos deslizantes, bifurcaciones de codimensión dos, micro red, red eléctrica. 
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1. INTRODUCTION 
 
Power converters are used in mi-
crogrids to transfer electrical energy from 
direct to direct current (DC–DC) or from 
alternating to direct current (AC–DC), as 
shown in Fig. 1. A buck converter (step-
down converter) is a DC–DC power con-
verter that can be modeled as a piecewise 
linear system with three topologies [1]. A 
complete introduction to power converters 
can be found in [2]. However, as different 
types of loads are normally connected to 
these converters [3], some significant volt-
age variations  are presented in the net-
work [4]. Two recent techniques applied to 
the network are the Zero Average Dynam-
ics (ZAD) and Fixed-Point Induction Con-
trol (FPIC), which have shown good results 
for controlling the output voltage [5]–[7]. 
Therefore, the response of digitally con-
trolled DC–DC converters was studied in 
[8] by considering non-uniform quantiza-
tion. Besides, in [5], the steady-state limit 
cycles in DPWM-controlled converters 
were evaluated and, to avoid oscillations, 
some conditions were imposed on the con-
trol law and the quantization resolution. 
The FPIC control technique allows the 
stabilization of unstable orbits as present-
ed in [9]. Furthermore, the parameter 
estimation techniques allow to calculate 
unknown varying parameters of converters 
[10], [11]. In [12], the minimum require-
ments for digital controller parameters, 
namely, sampling time and quantization 
resolution dimensions, are determined. 
All these techniques demonstrate how 
to control some unstable events and show 
some advantages of using the parameters 
of adjustment. In [13], the estimation of 
the parameters of a buck converter with 
digital-PWM control and ZAD strategy is 
presented. A visualization approach has 
been applied in [14], where the output 
voltage of a buck power converter is con-
trolled by means of a quasi-sliding scheme. 
Such authors introduced the load estima-
tor by means of Least Mean Squares to 
make ZAD and FPIC control feasible in 
load variation conditions, and comparative 
results for the buck converter with differ-
ent control strategies (including SMC, PID 
and ZAD-FPIC) were presented. However, 
the work [14] lacks a complete analysis 
and the comparison of different effects 
induced by variations of the control pa-
rameters, particularly the control parame-
ter 𝑁 of the FPIC control technique. 
 
 
Fig. 1. Power converter with ZAD-FPIC used in a microgrid. Source: Authors. 
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According to the literature, the buck 
converter controlled by the ZAD and FPIC 
techniques has shown good output voltage 
regulation and tracking capabilities in both 
numerical simulation and experimental 
testing. Additionally, the quantization 
effects have been studied to evaluate the 
output signal response of the system. Alt-
hough the stability behavior has been ana-
lyzed with only one parameter (in particu-
lar, the 𝐾𝑠 parameter of the ZAD control-
ler), other parameters have not been con-
sidered to evaluate the impact of the con-
troller on the system’s dynamics. For that 
reason, the goal of this paper is to present 
a transient and steady stability analysis of 
the buck converters controlled by the ZAD 
and FPIC techniques when the FPIC con-
trol parameter 𝑁 is varied. Thus, the paper 
is organized as follows: Section 2 presents 
the materials and methods and the ZAD 
control strategy, Section 3 shows the FPIC 
control technique, Section 4 presents the 
results and analysis, and Section 5 con-
cludes the paper. 
 
 
2. MATERIALS AND METHODS 
 
2.1 Buck converter controlled by ZAD-FPIC 
 
Fig. 2 displays a diagram of the buck 
converter with an integrated control that 
uses the ZAD and FPIC techniques. The 
converter has a power source with voltage 
E, internal source resistor 𝑟𝑠, a metal-oxide 
semiconductor field-effect transistor 
(MOSFET) working as a switch S, an in-
ternal MOSFET resistance 𝑟𝑀, a diode D 
with forward voltage 𝑣𝑓𝑑, a filter 𝐿𝐶, an 
internal resistance of the inductor 𝑟𝐿, a 
resistance used to measure current 𝑟𝑀𝑒𝑑, 
and a resistance 𝑅, which represents the 
load of the circuit. 
 
 
Fig. 2. Buck converter controlled by the ZAD-FPIC. Source: Authors. 
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Based on the circuit in Fig. 2, the out-
put voltage 𝑣𝐶 and the inductor cur-
rent 𝑖𝐿  are measured in discrete time at 
each sampling period T. These measures 
are the inputs for the ZAD-FPIC control 
law used to regulate the output signal 𝑣𝐶. 
The control requires adjusting the refer-
ence voltage 𝑥1𝑟𝑒𝑓 and the control parame-
ters 𝐾𝑠 and 𝑁. These parameters are re-
sponsible for the system dynamics and 
stability regions. In particular, 𝑥1𝑟𝑒𝑓  de-
termines the maximum voltage that the 
DC–DC buck converter can reach, while 
the other two (𝐾𝑠 and 𝑁), besides imposing 
a particular system response, can induce 
bifurcations scenarios and chaotic behavior 
as well.  
The output signal of the controller reaches 
the Centered Pulse Width Modulation 
(CPWM), which takes action on the switch 
S between ON (E) and OFF (−𝑣𝑓𝑑) states. 
This modulator consists of a circuit com-
posed of a switch S and a DC power source 
which, in conjunction with the filter 𝐿𝐶 and 
the diode D, must supply to the load R an 
average voltage 𝑣𝐶 during a switching pe-
riod. 
Fig. 3 shows the output signal of a 
CPWM, where 𝑑 (duty cycle) is calculated 
for each period T, and 𝐸 is the voltage 
magnitude. 
When the output signal of the CPMW 
indicates the value u = 1, switch S is acti-
vated (ON). With this condition, the sys-
tem is in continuous conduction mode 
(CCM) and the mathematical expression is 
as shown in (1): 
 
[
?̇?𝐶
𝑖?̈?
]  = [
−
1
𝑅𝐶
1
𝐶
−
1
𝐿
−(𝑟𝑠 + 𝑟𝑀 + 𝑟𝑀𝑒𝑑 + 𝑟𝐿)
𝐿
] [
 𝑣𝐶
 𝑖𝐿
] + [
 0
 
𝐸
𝐿
]   (1) 
 
This equation can be simplified as 
shown in (2), with the terms  𝑎 =
−1/𝑅𝐶,ℎ = 1/𝐶,𝑚 = −1/𝐿, and 𝑝2 =
−(𝑟𝑠 + 𝑟𝑀 + 𝑟𝑀𝑒𝑑 + 𝑟𝐿)/𝐿. The term 𝑥1 is 
the output voltage 𝑣𝐶, and 𝑥2 is the current 
in the inductor 𝑖𝐿: 
 
[
?̇?1
?̇?2
]  = [
𝑎 ℎ
𝑚 𝑝2
] [
 𝑥1
 𝑥2
] + [
 0
 
𝐸
𝐿
] (2) 
 
 
 
 
Fig. 3. Output signal of a CPWM. Source: Authors. 
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When the output signal of the PMWC 
indicates the value u = 0, the switch S is 
deactivated (OFF). With this condition, the 
system can be modeled by (3): 
 
[
?̇?𝐶
𝑖?̈?
]  = [
−
1
𝑅𝐶
1
𝐶
−
1
𝐿
−(𝑟𝑀𝑒𝑑 + 𝑟𝐿)
𝐿
] [
 𝑣𝐶
 𝑖𝐿
] + [
 0
 
−𝑣𝑓𝑑
𝐿
] (3) 
 
This equation can be simplified as 
shown in (4), with the terms 𝑎 =
−1/𝑅𝐶, ℎ = 1/𝐶,  𝑚 = −1/𝐿, and 𝑝3 =
−(𝑟𝑀𝑒𝑑 + 𝑟𝐿)/𝐿 . As previously defined, the 
term 𝑥1 is the output voltage 𝑣𝐶, and 𝑥2 is 
the current in the inductor 𝑖𝐿: 
 
[
?̇?1
?̇?2
]  = [
𝑎 ℎ
𝑚 𝑝3
] [
 𝑥1
 𝑥2
] + [
 0
 
−𝑣𝑓𝑑
𝐿
] (4) 
 
Equations (2) and (4) have been simpli-
fied as shown in (5), where 𝑥 = [?̇?1, ?̇?2]
′ =
[
𝑑𝑥1
𝑑𝑡
,
𝑑𝑥2
𝑑𝑡
]
′
. Matrices 𝐵1 and 𝐵2 contain in-
formation about the control inputs accord-
ing to the scheme of the CPWM (Fig. 3): 
 
?̇? =
{
 
 
 
 
  
  
𝐴1𝑥 + 𝐵1 if   𝑘𝑇 ≤ 𝑡 ≤ 𝑑𝑇/2
𝐴2𝑥 + 𝐵2  if   𝑘𝑇 +
𝑑𝑇
2
≤ 𝑡 ≤ 𝑘𝑇 + 𝑇 − 𝑑𝑇/2
𝐴1𝑥 + 𝐵1  if   𝑘𝑇 + 𝑇 −
𝑑𝑇
2
≤ 𝑡 ≤ 𝑘𝑇 + 𝑇
  .
    
 (5) 
 
The output voltage must be regulated 
with the controller in a way that 𝑥1 = 𝑣𝐶. 
The regulation must be performed in the 
predefined period T and then the switch 
must remain closed (u = 1) during the peri-
od of the duty cycle (𝑑 ∈ [0, T]). 
 
2.2 ZAD control strategy 
 
The technique proposed in [15] consists 
of defining a function and forcing an aver-
age value of zero at each sampling period 
[16]. Let us consider 𝑠(𝑥(𝑘𝑇)) as a piece-
wise linear function of the state value, 
described by (6) during a complete sam-
pling period, and shown in Fig. 4. The 
slopes are calculated from the values of the 
state variables at the instant of sampling 
𝑡 = 𝑘𝑇,  as shown in (6) and (7). In [11], 
[13], [14], and [17], a comparison between 
numerical and experimental tests for the 
buck converter is presented. 
 
 
 
Fig. 4. Commutation expressed in sections. Source: Authors. 
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𝑠(𝑥(𝑘𝑇)) = 
{
 
 
 
 
  
  
𝑠1 + (𝑡 − 𝑘𝑇)?̇?+  if 𝑘𝑇 ≤ 𝑡 ≤ 𝑘𝑇 + 𝑑𝑇/2
𝑠2 + (𝑡 − 𝑘𝑇 − 𝑑𝑇/2)?̇?−  if   𝑘𝑇 +
𝑑𝑇
2
≤ 𝑡 ≤ 𝑘𝑇 + 𝑇 − 𝑑𝑇/2
𝑠3 + (𝑡 − 𝑘𝑇 − 𝑇 + 𝑑𝑇/2)?̇?+ if   𝑘𝑇 + 𝑇 −
𝑑𝑇
2
≤ 𝑡 ≤ (𝑘 + 1)𝑇
   
    
 
(6) 
 
 
where 
?̇?+ = (?̇?1 + 𝑘𝑠?̈?1)|𝑥=𝑥(𝑘𝑇),   𝑆=ON 
?̇?− = (?̇?1 + 𝑘𝑠?̈?1)|𝑥=𝑥(𝑘𝑇),   𝑆=OFF 
𝑠1 = (𝑥1 − 𝑥1𝑟𝑒𝑓 + 𝑘𝑠?̇?1)|𝑥=𝑥(𝑘𝑇),𝑆=ON 
𝑠2 =
𝑑
2
𝑇?̇?+ + 𝑠1 
𝑠3 = 𝑠2 + (1 − 𝑑)𝑇?̇?−. 
(7) 
 
In this equation, 𝑘𝑠 = 𝐾𝑠√𝐿𝐶, where 𝐾𝑠 
is a constant of the controller that will be 
considered as a parameter in the bifurca-
tion analysis. 
The mathematical description for the 
condition of zero average dynamics is given 
by (8). Herein, the first and third slopes in 
Fig. 4 have the same values, and to build 
the piecewise function 𝑠(𝑥(𝑘𝑇)) it is neces-
sary to obtain information from the state 
values 𝑥1 and 𝑥2 at instant 𝑘𝑇: 
 
∫ 𝑠(𝑥(𝑘𝑇))𝑑𝑡 =
(𝑘+1)𝑇
𝑘𝑇
0. (8) 
 
Equation (8) is solved to obtain the duty 
cycle 𝑑𝑘(𝑘𝑇) at each sampling time, which 
ensures the condition of zero average dy-
namics when applied to the system 
through switch S. The duty cycle was ob-
tained in [9], [15] and can be expressed by 
Equation (9): 
 
𝑑𝑘(𝑘𝑇) =
2𝑠1(𝑘𝑇)+𝑇?̇?−(𝑘𝑇)
𝑇(?̇?−(𝑘𝑇)−?̇?+(𝑘𝑇)
. (9) 
 
The authors would like to note that, in 
the experimental test, the state variables 
are measured to calculate the CPWM with 
a sampling frequency of 10 kHz and a one-
period delay. Thus, the duty cycle used 
experimentally is given by (10), which 
means that the actual control law in the 
current period k is calculated with the 
values of state variables measured at the 
previous iteration (k-1): 
 
𝑑𝑘(𝑘𝑇) =
2𝑠1((𝑘−1)𝑇)+𝑇?̇?−((𝑘−1)𝑇)
𝑇(?̇?−((𝑘−1)𝑇)−?̇?+((𝑘−1)𝑇)
. (10) 
 
 
3. FPIC TECHNIQUE 
 
This control technique was proposed in 
[18], numerically tested in [19], and exper-
imentally tested in [9]. Let’s consider a 
system with a set of equations given by 
(11):  
 
𝑥(𝑘 + 1) = 𝑓(𝑥(𝑘)) (11) 
 
Now, if a fixed point, namely 𝑥∗, exists 
and it is assumed to be unstable, then 𝑥∗ =
𝑓(𝑥∗). Therefore, the space trajectory 
around it locally diverges if the Jacobian of 
the discrete system, denoted by J = ∂f/∂x, 
presents at least one i, such that λi (J)| > 
1. Herein, the term λi represents the sys-
tem eigenvalues. Moreover, let us assume 
there is a control parameter, namely N, in 
the Jacobian of the system; as a result, it is 
possible to ensure that |λi (J, N)| < 1 for 
all i. Hence, with control parameter N it is 
possible to guarantee the system’s stabili-
zation at a fixed point of (12) with real 
positive value: 
 
𝑥(𝑘 + 1) =
𝑓(𝑥(𝑘))+𝑁𝑥∗
𝑁+1
  (12) 
 
Changes in parameter 𝑁 can be evalu-
ated considering that the Jacobian of the 
new system (12) can be expressed as shown 
in (13), with 𝐽𝑐 being the Jacobian of the 
controlled system and J being the Jacobian 
of the unstable system: 
 
𝐽𝑐 =
1
𝑁 + 1
𝐽 (13) 
 
Parameter 𝑁 can be calculated directly 
through the Jury stability criterion; how-
ever, this work focuses on evaluating dif-
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ferent values of parameter 𝑁 to identify 
the behaviors of the output signal of the 
buck converter controlled by ZAD given in 
(10) and FPIC in (12). Then, the ZAD and 
FPIC techniques applied to the buck con-
verter obtain a new duty cycle as expressed 
in (14): 
 
𝑑𝑍𝐴𝐷−𝐹𝑃𝐼𝐶(𝑘𝑇) =
𝑑𝑘(𝑘𝑇) + 𝑁𝑑
∗
𝑁 + 1
. (14) 
 
Herein, the term 𝑑𝑘(𝑘𝑇) is obtained 
from (10) and 𝑑∗ can be calculated at the 
beginning of each period as in (15): 
 
𝑑∗ = 𝑑𝑘(𝑘𝑇)|𝑠𝑡𝑒𝑎𝑑𝑦 𝑠𝑡𝑎𝑡𝑒 . (15) 
 
Assuming a duty cycle greater than ze-
ro and less than 1, a saturation function 
given by (16) is applied. 
 
𝑑 = {
𝑑𝑍𝐴𝐷−𝐹𝑃𝐼𝐶(𝑘𝑇) 𝑖𝑓 0 < 𝑑𝑍𝐴𝐷−𝐹𝑃𝐼𝐶(𝑘𝑇) < 1
1 𝑖𝑓 1 < 𝑑𝑍𝐴𝐷−𝐹𝑃𝐼𝐶(𝑘𝑇)
0 𝑖𝑓 𝑑𝑍𝐴𝐷−𝐹𝑃𝐼𝐶(𝑘𝑇) ≤ 0
. (16) 
 
The duty cycle with the ZAD technique 
is calculated using (17) and (18) as pre-
sented by the authors of [14]. 
 
𝑑𝑘(𝑘𝑇) =
2𝑠1((𝑘 − 1)𝑇) + 𝑇?̇?−((𝑘 − 1)𝑇)
𝑇(?̇?−((𝑘 − 1)𝑇) − ?̇?+((𝑘 − 1)𝑇)
 (17) 
 
Where 
 
𝑠1((𝑘 − 1)𝑇) = (1 + 𝑎𝑘𝑠)𝑥1((𝑘 − 1)𝑇
+ 𝑘𝑠ℎ𝑥2((𝑘 − 1)𝑇) − 𝑥1𝑟𝑒𝑓 
?̇?+((𝑘 − 1)𝑇) = (𝑎 + 𝑎
2𝑘𝑠 + 𝑘𝑠ℎ𝑚)𝑥1((𝑘 − 1)𝑇
+ (ℎ + 𝑎𝑘𝑠ℎ
+ 𝑘𝑠ℎ𝑝2)𝑥2((𝑘 − 1)𝑇)
+ 𝑘𝑠ℎ(
𝐸
𝐿
) 
?̇?−((𝑘 − 1)𝑇) = (𝑎 + 𝑎
2𝑘𝑠 + 𝑘𝑠ℎ𝑚)𝑥1((𝑘 − 1)𝑇
+ (ℎ + 𝑎𝑘𝑠ℎ
+ 𝑘𝑠ℎ𝑝3)𝑥2((𝑘 − 1)𝑇)
− 𝑘𝑠ℎ(
𝑣𝑓𝑑
𝐿
) 
(18) 
 
 
 
 
 
When the FPIC control technique is 
used, (19) is obtained. 
 
𝑑∗ = [
𝑥1𝑟𝑒𝑓 (1 +
𝑟𝑀𝑒𝑑 + 𝑟𝐿
𝑅
) + 𝑉𝑓𝑑
−𝑥1𝑟𝑒𝑓 (
𝑟𝑠 + 𝑟𝑀
𝑅
) + 𝐸𝑠𝑒𝑛𝑠𝑎𝑑𝑜 + 𝑉𝑓𝑑
]. 
 
 
 
(19) 
4. RESULTS AND ANALYSIS 
 
This section presents a comparison be-
tween simulation and experimental tests of 
the buck converter controlled by ZAD-FPIC 
techniques with quantization effects. 
 
4.1 Initial parameters 
 
Table 1 shows all the parameters used 
for the simulation and experimental tests 
of the DC–DC power converter presented 
in Fig. 2. The parameters listed in Table 1, 
including voltages, resistances, inductance, 
capacitance, and commutation are as-
sumed to be constant values to simulate 
the stability conditions, while control pa-
rameters 𝐾𝑠 and 𝑁 are modified. In partic-
ular, the tests consider changes in 𝐾𝑠 from 
0 to 5 and changes of 𝑁 ranging from 1 to 
20. Furthermore, the quantization effects 
for the tests are defined: 12 bits for analog 
inputs (𝑣𝐶 and 𝑖𝐿) and 10 bits for the duty 
cycle.  
The proposed numerical model can be 
validated by using the frequency response 
of the circuit. Fig. 5(a) shows the Bode 
diagram with voltage 𝑣𝐶 plotted in Matlab 
for the theoretical model, and Fig. 5(b) 
shows the Bode diagram with the voltage 
𝑣𝐶 plotted in LTSPICE with the same val-
ues of the elements used for the experi-
mental test. As shown in these figures, the 
frequency response for both the magnitude 
and phase of the output voltage 𝑣𝐶 are 
similar. 
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Table 1. Parameters for DC–DC power converter and ZAD-FPIC controller with 12 bits for ADC and 10 bits for duty cycle. 
 Source: Authors. 
Parameter Description Value 
υref Reference Voltage  32 V 
𝐸 Input voltage 40.086 V 
𝑅 Load resistance 39.3 Ω 
𝐶 Capacitance 46.27 µF 
𝐿 Inductance 2.473 mH 
𝑟𝑀𝑒𝑑 Resistor to measure inductor 𝑖𝐿 1.007 Ω 
𝑟𝐿 Inductor Internal resistance 0.338 Ω 
𝑟𝑠 Internal resistance of the 
voltage source 
0.3887 Ω 
𝑟𝑀 MOSFET resistance 0.3 Ω 
𝑣𝑓𝑑 Forward voltage diode 1.1 V 
𝑁 FPIC Control parameter, 
(considered also as a Bifurca-
tion parameter)  
1–20 
𝐾𝑠 ZAD Control parameter  0–5 
Fc Commutation frequency 10 kHz 
Fs Sampling frequency 10 kHz 
1T_p Delay period 100 µs 
bits ADC Number of bits ADC 12 bits 
bits d Number of bits duty cycle 10 bits 
 
 
The comparison between numerical 
simulated and experimental bifurcation 
diagrams is shown in Fig. 6(a) and 6(b).  In 
this case, the buck converter is controlled 
by ZAD-FPIC with N=1 and control pa-
rameter 𝐾𝑠 (consider in Fig. 6 as a bifurca-
tion parameter) is varied from 0 to 5. Fig. 
6(a) shows the output capacitor voltage 
obtained via numerical simulations, while 
Fig. 6(b) shows the capacitor’s output volt-
age of the buck controller with ZAD-FPIC 
measured by the experimental prototype.  
The slight difference between numeri-
cal simulations and experimental results 
in Fig 6 is mainly due to parameters’ un-
certainties of electronic components in the 
DC–DC converter. 
Both figures show that when bifurca-
tion parameter 𝐾𝑠 decreases, the system 
slowly loses its ability to regulate the volt-
age, passing through regions of chaotic 
behavior and periodic bands. The numeri-
cal simulation shows that the stability 
limit is approximately 𝐾𝑠 = 3.35, whereas 
the stability limit in the experimental test 
was 𝐾𝑠 = 2.6. This means that it is slightly 
shifted to the right, which is attributed to 
parameters’ uncertainties that were nei-
ther modeled nor included in the control-
ler, such as internal resistance, parasitic 
capacitances, and parasitic inductances in 
the elements of the circuit. 
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(a) Bode diagram computed with Matlab. 
 
 
 
(b) Bode diagram computed with LTSPICE. 
 
Fig. 5. Frequency-based validation using Bode diagrams. Source: Authors 
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(a)  𝑣𝐶   vs. 𝐾𝑠 for the numerical simulation test. 
 
 
(b)  𝑣𝐶 vs. 𝐾𝑠 for the experimental test. 
 
(c) Variation of Lyapunov exponents. 
Fig. 6. Bifurcation diagrams when parameter 𝐾𝑠 is changed. Source: Authors. 
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The figure of the experimental test 
shows a small cloud of electromagnetic 
noise due to commutation of switch S, 
which is in superposition to the noise of the 
electronic components and to the effects of 
quantization. However, this noise can be 
considered insignificant as the main band 
transitions and stability regions obtained 
numerically in simulations are well ob-
served experimentally. In general, the 
numerical and experimental diagrams are 
similar, with minimum error in the exper-
imental of 0.15% and in the simulation of 
0.2%. Parameter 𝐾𝑠 found in previous re-
sults is the starting point to consider other 
analyses of the buck converter controlled 
by ZAD-FPIC. In this case, it is necessary 
to evaluate the effects of changing control 
parameter 𝑁 and reference voltage υref. 
Now, the stability of the periodic orbit 
1𝑇 [20] for the first model of the buck con-
verter controlled by the ZAD and FPIC is 
determined with Lyapunov Exponents 
(LEs). LEs are directly calculated from the 
Poincare application given by (20). 
 
Equation (20) can be simplified as (21): 
 
x(𝑘 + 1) = F(x(𝑘)). (20) 
 
Let 𝐷𝐹(𝑥(𝑘)) be the Jacobian matrix of 
𝐹(x(𝑘)) and the term 𝑞𝑖(𝐷𝐹(𝑥)), the i-th 
eigenvalue of 𝐷𝐹(𝑥(𝑘)). The LE (𝜆𝑖) of the 
respective eigenvalue is given by (22). 
 
𝜆𝑖 = lim
𝑛→∞
{
1
𝑛
∑
𝑛
𝑘=0
log|𝑞𝑖(𝐷𝐹(𝑥))|} 
 
(21) 
 
Fig. 6(c) shows the evolution of the LEs 
computed with the mathematical solution. 
The results show that the LEs are negative 
for 𝐾𝑠 ≥ 3.6 in the theoretical analysis, 
which indicates the stability of the system. 
This is similar to the results obtained in 
the numerical simulation and coherent 
with the experimental observations. The 
stability limit in the experimental test is 
obtained when 𝐾𝑠 ≥ 2.6, whereas for the 
simulation test, it is 𝐾𝑠 ≥ 3.35.  
 
4.2 Buck converter with open- and closed-
loop control 
 
A voltage regulation analysis of the 
buck converter is performed when the 
controller works in open- and closed-loop 
circuit configurations. Both simulation and 
experimental tests are shown in Fig. 7(a) 
for the open loop case and in Fig. 7(c) for 
the closed loop with ZAD-FPIC controller. 
Here, the goal is to show how the ZAD-
FPIC control technique regulates the out-
put capacitor voltage of the DC–DC con-
verter and the error of the response. In-
deed, Fig. 7(c) shows that, in the closed-
loop circuit configuration, the capacitor 
voltage does not exhibit voltage overshoot, 
which means no risk of voltage peaks for 
load R. 
Thus, Fig. 7(a) and 7(b) show the out-
put voltages and the errors of regulation 
for both the simulation and experimental 
tests when the buck converter works in an 
open loop. Those two figures show that the 
reference voltage is υref = 32 V. However, 
the voltage signals reach a high value with 
respect to the reference and start an oscil-
lation that is further reduced. 
Fig. 7(a) shows that, in the experi-
mental test, the maximum voltage peak 
obtained is 38.3 V, which is equivalent to 
an overshoot of Mp = 19.6453%, whereas in 
the simulation test the maximum voltage 
peak is 42.6 V, which is equivalent to an 
overshoot of Mp = 33.2413%. 
 
 
𝑥((𝑘 + 1)𝑇) = 𝑒𝐴𝑇𝑥(𝑘𝑇) + [𝑒𝐴𝑇 − 𝑒𝐴𝑇(1−
𝑑
2
) + 𝑒𝐴𝑇
𝑑
2 − 𝐼]𝐴−1𝐵. 
 
(22) 
  
Numerical and experimental validation with bifurcation diagrams for a controlled DC–DC converter with  
quasi-sliding control 
TecnoLógicas, ISSN-p 0123-7799 / ISSN-e 2256-5337, Vol. 21, No. 42, mayo-agosto de 2018, pp. 147-167 [159] 
 
(a) Voltages 𝑣𝐶 and υref in an open-loop control. 
 
(b) Error of 𝑣𝐶 in an open-loop control. 
 
(c) Voltages 𝑣𝐶   and υref in a closed-loop circuit. 
 
(d) Error in 𝑣𝐶   in a closed-loop circuit. 
 
Fig. 7. Numerical and experimental results for the buck converter with control in open- and closed-loop control. 
 Source: Authors. 
 
 
The settling time for the voltage signal 
𝑣𝐶 in the simulation is 4.7 ms, which is 
equivalent to 47 periods of commutation, 
whereas the voltage signal in the experi-
ment is obtained as 4.4 ms, which is equiv-
alent to 44 periods of commutation. The 
steady-state error for the simulation is 
−1.0443%, whereas in the experimental 
test it is −1.4%. 
Fig. 7(c) and 7(d) show the output volt-
age and the regulation error in the time for 
both the simulation and experimental tests 
when the buck converter works with the 
control ZAD-FPIC in the closed-loop cir-
cuit. In this case, the reference voltage is 
adjusted to υref = 32 V. As observed in Fig. 
7(c), the circuit has low overshoot for both 
simulation and experimental tests. The 
settling time for the regulated voltage 
signal 𝑣𝐶 is ts = 5.9 ms, which is equivalent 
to 59 commutation periods, whereas in the 
experimental test the time is ts = 5.3 ms, 
which is equivalent to 53 commutation 
periods. The steady-state error for the 
simulation test is −0.0984%, whereas for 
the experimental test it is 0.0937%. 
Table 2 shows the simulated and exper-
imental results for the buck converter 
operating with control in open and closed 
loops. The term Mp is the overshoot, ts is 
the time in seconds, and error corresponds 
to the percentage error between the refer-
ence voltage (υref) and the output voltages 
(𝑣𝐶). The results for the closed loop in Fig. 
6(b) and 6(c) show that the overshoots are 
not presented and the steady-state error is 
low; however, the settling time is aug-
mented.
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Table 2. Transient response indexes of the buck converter 
with control in open and closed loops.  
Source: Authors. 
Controller 
Mp 
(%) 
ts 
(ms) 
Error 
(%) 
Open-loop simulation 33.2413 4.7 -1.0443 
Open-loop experimental 19.6453 4.4 -1.4000 
Closed-loop simulation 0.8475 5.9 -0.0984 
Closed-loop experimental 0.0197 5.3 0.0937 
 
4.3 Transient stability analysis when chang-
ing control parameter N 
 
Fig. 8 shows the transient response of 
the buck converter controlled by ZAD-FPIC 
in open and closed loops when 𝐾𝑠 = 4.5,   
υref = 32 V, and 𝑁 changes from 1 to 20. 
Both simulation and experimental tests 
show that the steady-state error is less 
than 1% for the different parameters of 𝑁. 
Both tests indicate that, when the value of 
𝑁 increases, the overshoot Mp (%) also 
increases. For smaller values of 𝑁 and 
close to 1, Mp (%) tends to zero, but the 
settling time ts increases. 
Tables (3) and (4) summarize the re-
sults of Fig. 8. For values of 𝑁 less than 5, 
the simulation and experimental tests are 
similar, but when 𝑁 is greater than 7, 
some differences between the simulation 
and experimental tests are observed. Figs. 
8(b) and 8(d) show that the duty cycle is 
not saturated in the steady state; there-
fore, there is a fixed switching frequency 
for all values of 𝑁 shown in Table (4). 
 
4.4 Consideration of parameter N 
 
Fig. 9 shows the behavior of the system 
for a one-delay period when the parameter 
of the ZAD technique is fixed to a constant 
value of 𝐾𝑠 = 4.5, while the FPIC control 
parameter 𝑁 is varied to obtain the bifur-
cation diagrams. 
 
Table 3. Transient response indexes of the buck converter 
controlled with ZAD-FPIC for the simulation tests.  
Source: Authors. 
Operating Condi-
tion 
Mp (%) 
ts 
(ms) 
Error 
(%) 
𝑁 = 1 
 
Overdamping 4 -1.04 
𝑁 = 3 
 
Overdamping 2 -0.0985 
𝑁 = 5 
 
Overdamping 2 -0.0985 
𝑁 = 7 
 
3.5501 2 -0.0985 
𝑁 = 10 
 
12.8993 2 -0.0985 
𝑁 = 15 
 
22.3667 3 -0.0985 
N= 20 
 
27.9291 3 -0.0985 
 
 
Table 4. Transient response of the buck converter con-
trolled with ZAD-FPIC for the experimental tests.  
Source: Authors. 
Operating Condi-
tion 
Mp (%) ts (ms) 
Error 
(%) 
𝑁 = 1 Overdamping 4.8 
-
0.2167 
𝑁 = 3 Overdamping 2.8 
-
0.4532 
𝑁 = 5 Overdamping 1.9 
-
0.5714 
𝑁 = 7 Overdamping 1.4 
-
0.5714 
𝑁 = 10 0.5943 1.2 
-
0.5714 
𝑁 = 15 2.8535 1.5 
-
0.5714 
𝑁 = 20 5.7209 2.3 
-
0.8079 
 
The critical value for parameter 𝑁 in 
the simulation test is Ncri = 0.95 and for 
the experimental test is Ncri = 0.8525. For 
values greater than Ncri, there is a change 
of stability and the regulated variable (𝑣𝐶) 
tends to reach a fixed point, rendering the 
system stable. Therefore, with a value of 𝑁 
≥ 1 and 𝐾𝑠 = 4.5, an acceptable voltage 
regulation is obtained. 
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(a) Output voltage 𝑣𝐶 for the simulation test. 
 
 
(b) Duty cycle for the simulation test. 
 
(c) Output voltage 𝑣𝐶 for the experimental test.  
(d) Duty cycle for the experimental test. 
 
Fig. 8. Numerical simulations and experimental results to show the behavior of the buck converter when varying the ZAD-
FPIC control parameters 𝑁 with 𝐾𝑠 = 4.5. Source: Authors. 
 
In the simulation, chaos appears when 
values 0 ≤ 𝑁 ≤ 0.2625 and 0.45 ≤ 𝑁 ≤ 0.95, 
whereas in the experimental test the val-
ues are 0-≤ 𝑁 ≤ 0.1615 and 0.3135 ≤ 𝑁 
≤0.8525. In the simulation, when the val-
ues are 0.2625-≤ 𝑁 ≤ 0.45, there are regions 
with periodic bands, whereas in the exper-
imental test those are presented in the 
range 0.1615 ≤ 𝑁 ≤ 0.3135. Furthermore, 
for the value of 𝑁 ≥ 1.037 in the simulation 
test and 𝑁 ≥ 0.95 in the experimental test, 
the errors are less than −0.1% and 
−0.335%, respectively. 
In general, both numerical and experi-
mental diagrams are qualitatively and 
quantitatively equivalent. Besides, the 
ZAD-FPIC control technique presents good 
performance when controlling the output 
capacitor’s voltage 𝑣𝐶 . Note from the re-
sults that the FPIC technique is effective 
in controlling the chaotic behavior. 
Fig. 10 shows the results with 2T peri-
ods of delay when 𝐾𝑠 = 4.5 and 𝑁 changes 
in the range [0, 5]. The critical value of 𝑁 
for the simulation test is Ncri = 2.47 and for 
the experimental test is Ncri = 3.24. 
Stable operation is experimentally en-
sured when the control parameter value is 
greater than the bifurcation point, that is, 
N > Ncri =3.24, and the regulated state 
variable 𝑣𝐶 tends to the desired value. 
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(a) 𝑣𝐶 vs. 𝑁 for the simulation test. 
 
 
(b) 𝑣𝐶 vs. 𝑁 for the experimental test. 
 
(c) d vs. 𝑁 for the simulation test. 
 
 
(d) d vs. 𝑁 for the experimental test. 
Fig. 9. Simulation and experimental tests with ZAD-FPIC control parameters 𝐾𝑠 = 4.5 and 𝑁 between 0 and 5 and a one-delay 
period. Source: Authors. 
 
Therefore, with 𝑁 = 3.5 and 𝐾𝑠 = 4.5 
there is good regulation. From the numeri-
cal bifurcation diagram in Fig 10, the re-
gions with chaotic bands, fixed points, and 
periodic orbits are clearly observed. Alt-
hough the experimental bifurcation dia-
gram presents some noise due to measure 
interference, the main dynamic behaviors 
are captured, which results in a clear veri-
fication of numerically-predicted nonlinear 
phenomena. 
In the simulation, chaos is present for 
values 0 ≤ 𝑁 ≤ 0.2625 and 0.45 ≤ 𝑁 ≤ 0.95, 
whereas in the experimental test the val-
ues are 0-≤ 𝑁 ≤ 0.1615 and 0.3135 ≤ 𝑁 
≤0.8525. In the simulation, when the val-
ues are 0.2625-≤ 𝑁 ≤ 0.45, there are regions 
with periodic bands, whereas in the exper-
imental test those appear in the range 
0.1615 ≤ 𝑁 ≤ 0.3135. Furthermore, for the 
value of 𝑁 ≥ 1.037 in the simulation test 
and (𝑁 ≥ 0.95) in the experimental test, the 
errors are less than −0.1% and −0.335%, 
respectively. 
In general, both numerical and experi-
mental diagrams are qualitatively and 
quantitatively equivalent. Besides, the 
ZAD-FPIC control technique presents good 
performance when controlling the output 
capacitor voltage 𝑣𝐶. Note from the results 
that the FPIC technique is effective to 
control the chaotic behavior 
Fig. 10 shows the results with 2T peri-
ods of delay when 𝐾𝑠 = 4.5 and 𝑁 changes 
in the range [0, 5]. The critical value of 𝑁 
for the simulation test is Ncri = 2.47 and for 
the experimental test is Ncri = 3.24. 
Stable operation is experimentally en-
sured when the control parameter value is 
greater than the bifurcation point, that is, 
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N > Ncri =3.24, and the regulated state 
variable 𝑣𝐶 tends to the desired value. 
Therefore, with 𝑁 = 3.5 and 𝐾𝑠 = 4.5 there 
is good regulation. From the numerical 
bifurcation diagram in Fig 10, the regions 
with chaotic bands, fixed points, and peri-
odic orbits can be clearly observed. Alt-
hough the experimental bifurcation dia-
gram presents some noise due to measure 
interference, the main dynamic behaviors 
are captured, which results in a clear veri-
fication of numerically-predicted nonlinear 
phenomena. 
In the stable region, a voltage regula-
tion error lower than 0.1% was found in 
the simulation test, whereas in the exper-
imental test this error is lower than 0.5%. 
In general, both the numerical and exper-
imental diagrams represent the events in a 
similar manner. Despite the presence of 
two delay periods, the control technique 
ZAD-FPIC presents good performance in 
terms of tracking capabilities and voltage 
regulation when the control parameters 
are tuned in the range 𝑁 ≥ 3.5, with 𝐾𝑠 =
4.5. 
 
 
 
(a) 𝑣𝐶 vs. 𝑁 for the simulation test. 
 
 
(b) 𝑣𝐶 vs. 𝑁 for the experimental test. 
 
(c) d vs. 𝑁 for the simulation test. 
 
 
(d) d vs. 𝑁 for the experimental test. 
Fig. 10. Numerical simulation and experimental bifurcation diagrams with constant  𝐾𝑠 = 4.5 , with 2T delay periods and 𝑁 as 
bifurcation parameter varying from 0 and 5. Source: Authors. 
 
 
 
Numerical and experimental validation with bifurcation diagrams for a controlled DC–DC converter with  
quasi-sliding control 
[164] TecnoLógicas, ISSN-p 0123-7799 / ISSN-e 2256-5337, Vol. 21, No. 42, mayo-agosto de 2018, pp. 147-167 
Fig. 11 shows a two-dimensional nu-
merical bifurcation diagram that considers 
control parameters  𝑁 and 𝐾𝑠 as bifurcation 
parameters. This figure shows that, for 
different values of control parameter 𝐾𝑠 
and considering a constant value of 𝑁 = 1, 
the system is close to a very sensitive zone 
of instability. This situation occurs because 
any small disturbance in the system’s pa-
rameters (temperature or load variations) 
can result in entering the unstable region.  
Therefore, in this scenario, control pa-
rameter 𝑁 should be increased to a greater 
value, so as to operate the closed loop buck 
converter in a more robust region and im-
prove the robustness of the system. From 
the application viewpoint, the tuning of the 
ZAD-FPIC controller to operate the system 
in such a robust operating region is fun-
damental. In so doing, the controller can 
account for buck converter circuit parame-
ter variations and scenarios where load R 
can also change. 
 
4.5 Changes in source E 
 
Fig. 12 shows the dynamic behavior of 
the buck converter when input voltage 𝐸 of 
the buck converter controlled with ZAD-
FPIC controller is changed. The goal of this 
study is to analyze the robustness proper-
ties of the controller with respect to input 
variations and, of course, to assess the 
impact on output voltage experienced by 
load R. From the application viewpoint, 
this assessment is very important since in 
microgrid technologies, e.g. photovoltaic 
panels (affected by variations of sun light 
intensity) and wind turbines (wind flow 
variations), power supply can exhibit volt-
age variations.
 
 
Fig. 11. 𝑁 vs. 𝐾𝑠 in the two-dimensional bifurcation diagram obtained in the simulation test. Source: Authors. 
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These experiments require measuring 𝐸 
with another 12-bit ADC channel, as well 
as state variables 𝑣𝐶 and iL. The measure-
ment is synchronized with the PWMC and 
sampled at Fs = 1/T = 10 kHz. In this case, 
𝐾𝑠 = 5, 𝑁 = 1. Fig. 12(a) shows the changes 
or disturbances produced in the voltage 
source with respect to the time. This input 
disturbance is used to evaluate the voltage 
regulation of the buck converter with the 
ZAD-FPIC controller. 
Fig. 12(b) shows the good regulation 
capability of the buck converter controlled 
by ZAD-FPIC, where υref =20V. Note that 
despite all the variations produced in the 
voltage source, the ZAD-FPIC controller 
ensures a regulated voltage of 20 V to load 
R. Of course, during the transients a small 
error takes place for all the input changes 
shown in Fig. 12(a). Such error never ex-
ceeds 1 V, as shown in Fig. 12(c), which 
means a robust response of the ZAD-FPIC 
controller. Fig. 12(d) shows the transient 
effect described by trajectory in the plane 
𝑣𝐶 vs. E. The main observation is that 
input variations do not impact the voltage 
on load R since the voltage is properly 
regulated with the robust ZAD-FPIC tech-
nique, which allows to protect the load 
from voltage peaks while ensuring a regu-
lated output. 
 
 
 
(a) Variation of E. 
 
 
(b) Regulated output voltage 𝑣𝐶. 
 
(c) Error in the controlled variable. (d) Behavior of 𝑣𝐶 vs. E. 
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Fig. 12. Experimental results of the buck converter to test the ZAD-FPIC control robustness with respect to 
instantaneous disturbances in input voltage E, ZAD-FPIC's control parameters are 𝐾𝑠 = 5, and N = 1. 
 Source: Authors.
5.  CONCLUSIONS 
 
This paper has presented the steady-
state and transient stability analysis of a 
buck converter controlled by ZAD-FPIC 
control technique. Numerical predictions 
via simulations have been validated using 
an experimental prototype of a buck con-
verter controlled with ZAD-FPIC. The 
results have shown that the buck converter 
with ZAD-FPIC regulates the output volt-
age with low error values. The effect of 
control parameters on the regulated volt-
age has been studied in terms of capacitor 
voltage overshoot and settling time. Fur-
thermore, the simulation and experimental 
tests have shown that strategy of control-
ling the buck converter with ZAD-FPIC 
enables to regulate the output voltage, 
even in the presence of two delay periods. 
Numerical and experimental bifurca-
tion diagrams have been obtained and 
compared for different operating condi-
tions. The numerically-predicted regions 
(including periodic bands, chaotic bands 
and stable fixed-point) were successfully 
validated with experiments. The observed 
nonlinear dynamics reveal new open topics 
that can be the subject of future research 
to understand the observed bifurcations. 
This paper has also presented a robust-
ness analysis of the buck converter con-
trolled with ZAD-FPIC with respect to 
disturbances in the power supply. Experi-
mental results have shown that, for a large 
variation in the input voltage source, the 
ZAD-FPIC controller ensures a regulated 
voltage to load R. 
Voltage can present high fluctuations in 
alternative energy systems due to the var-
iability in energy sources. Therefore, this 
paper has shown how the ZAD-FPIC con-
troller can regulate the output voltage in a 
buck converter even when strong changes 
in the input voltage take place, thereby 
demonstrating the robustness of the sys-
tem in the presence of voltage variations. 
In microgrids, there is a large number 
of variables to control and the processes 
require a large effort for signal processing 
and control. Time delays when sending 
control signals and global instability prob-
lems arise during real-time operation of 
the system. With the use of FPIC, the DC–
DC system can be stabilized even with two 
delay periods, which represents a great 
advantage for the application to control 
systems with time delays. 
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